



US007294205B1

(12) **United States Patent**  
Ravi et al.

(10) **Patent No.:** US 7,294,205 B1  
(45) **Date of Patent:** \*Nov. 13, 2007

(54) **METHOD FOR REDUCING THE INTRINSIC STRESS OF HIGH DENSITY PLASMA FILMS**

(75) Inventors: **K. V. Ravi**, Atherton, CA (US); **Kent Rossman**, San Jose, CA (US); **Turgut Sahin**, Cupertino, CA (US); **Pravin Narwankar**, Sunnyvale, CA (US)

(73) Assignee: **Applied Materials, Inc.**, Santa Clara, CA (US)

(\*) Notice: This patent issued on a continued prosecution application filed under 37 CFR 1.53(d), and is subject to the twenty year patent term provisions of 35 U.S.C. 154 (a)(2).

Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 2200 days.

(21) Appl. No.: **09/362,504**

(22) Filed: **Jul. 27, 1999**

**Related U.S. Application Data**

(62) Division of application No. 08/623,445, filed on Mar. 28, 1996, now Pat. No. 5,976,993.

(51) **Int. Cl.**  
**C23C 16/50** (2006.01)  
**C23C 16/503** (2006.01)  
**C23C 16/515** (2006.01)  
**C23C 16/40** (2006.01)  
**C23C 16/24** (2006.01)  
**H01L 21/306** (2006.01)  
**C23F 1/00** (2006.01)

(52) **U.S. Cl.** ..... **118/695; 118/696; 118/697; 118/698; 118/704; 156/345.24**

(58) **Field of Classification Search** ..... **156/345; 204/298.37, 298; 315/111.21; 257/760**

See application file for complete search history.

(56) **References Cited**

**U.S. PATENT DOCUMENTS**

4,495,218 A 1/1985 Azuma et al. .... 427/53.1

(Continued)

**FOREIGN PATENT DOCUMENTS**

JP 63-80538 4/1988  
JP 2-216851 8/1990  
WO WO 92/20833 11/1992

**OTHER PUBLICATIONS**

Jin Onuki et al., "High-reliability interconnection formation by a two-step switching bias sputtering process", *Thin Solid Films*, 182-188, Jan. 1995.\*

H. Ramarotafika et al., "Influence of a d.c. substrate bias on the resistivity, composition, crystallite size and microstrain of WTi and WTi-N films", *Thin Solid Films*, 267-273, Jan. 1995.\*

(Continued)


*Primary Examiner*—Rudy Zervigon

(74) *Attorney, Agent, or Firm*—Townsend and Townsend and Crew

(57) **ABSTRACT**

A layer of reduced stress is formed on a substrate using an HDP-CVD system by delaying or interrupting the application of capacitively coupled RF energy. The layer is formed by introducing a process gas into the HDP system chamber and forming a plasma from the process gas by the application of RF power to an inductive coil. After a selected period, a second layer of the film is deposited by maintaining the inductively-coupled plasma and biasing the plasma toward the substrate to enhance the sputtering effect of the plasma. In a preferred embodiment, the deposited film is a silicon oxide film, and biasing is performed by application of capacitively coupled RF power from RF generators to a ceiling plate electrode and wafer support electrode.

**17 Claims, 6 Drawing Sheets**



U.S. PATENT DOCUMENTS

4,500,408	A *	2/1985	Boys et al. ....	204/298
4,732,761	A	3/1988	Machida et al. ....	437/228
4,851,370	A	7/1989	Doklan et al. ....	437/225
4,872,947	A	10/1989	Wang et al. ....	156/643
4,877,641	A	10/1989	Dory .....	427/38
4,885,074	A *	12/1989	Susko et al. ....	204/298
4,887,005	A *	12/1989	Rough et al. ....	315/111.21
5,000,113	A	3/1991	Wang et al. ....	118/723
5,288,518	A	2/1994	Homma .....	427/255.1
5,314,724	A	5/1994	Tsukune et al. ....	427/489
5,319,247	A *	6/1994	Matsuura .....	257/760
5,429,070	A	7/1995	Campbell et al. ....	118/723 R
5,444,207	A	8/1995	Sekine et al. ....	219/121.43
5,453,305	A	9/1995	Lee .....	427/562
5,597,438	A *	1/1997	Grewal et al. ....	156/345
5,710,486	A *	1/1998	Ye et al. ....	315/111.21
5,772,771	A *	6/1998	Li et al. ....	118/723
5,795,452	A *	8/1998	Kinoshita et al. ....	204/298.37

OTHER PUBLICATIONS

M. Galiano et al., "Stress-Temperature Behavior of Oxide Films Used For Intermetal Dielectric Applications," *1992 Proceedings 9<sup>th</sup> International IEEE VLSI Multilevel Interconnection Conference*, Santa Clara, California, Jun. 9-10, 1992, British Library Serial No. 4551-700750, pp. 100-106.

S. Mizuno et al., "Improved Gap-Filling Capability of Fluorine-Doped PECVD Silicon Oxide Thin Film," *Thin Solid Films*, vol. 279, pp. 82-86 (1996).

K. Musaka et al., "Single Step Gap Filling Technology for Subhalf Micron Metal Spacings on Plasma Enhanced TEOS/O<sub>2</sub> Chemical Vapor Deposition System," *Extended Abstracts of the 1993 International Conference of Solid State Devices and Materials*, Makuhari, pp. 510-512 (1993).

S. Robles et al., "Effects of RF Frequency and Deposition Rates on the Moisture Resistance of PECVD TEOS-Based Oxide Films," *ECS Extended Abstracts, The Electrochemical Society, Spring Meeting*, St. Louis, Missouri, May 17-22, 1992, Abstract No. 129, vol. 92-1, pp. 215-216.

D. Webb et al., "Silicon Dioxide Films Produced by PECVD of TEOS and TMCTS," *10439 Proceedings of the Second International Symposium on Ultra Large Scale Integration Science and Technology, ULSI Science and Technology 1989*, vol. 89, No. 9, pp. 571-585 (1989).

D. Yu et al., "Step Coverage Study of PETEOS Deposition for Intermetal Dielectric Applications," *1990 Proceedings Seventh International IEEE VLSI Multilevel Interconnection Conference*, IEEE Catalog No. 90<sup>TH</sup> 0325-1, Library of Congress No. 89-644090, Santa Clara Marriott Hotel, Santa Clara, CA, Jun. 12-13, 1990, pp. 166-172.

\* cited by examiner




FIG. 1.




FIG. 2.





FIG. 4.

**FIG. 3.**




FIG. 5.




FIG. 6.




FIG. 7.



## METHOD FOR REDUCING THE INTRINSIC STRESS OF HIGH DENSITY PLASMA FILMS

This application is a divisional application of and claims the benefit of U.S. Application No. 08/623,445, filed Mar. 28, 1996 now U.S. Pat. No. 5,976,993, the disclosure of which is incorporated by reference.

### BACKGROUND OF THE INVENTION

The present invention relates to the deposition of dielectric layers during semiconductor substrate processing. More specifically, the present invention relates to a method and apparatus for controlling the intrinsic stress in deposited layers. The method of the present invention is particularly useful in reducing the intrinsic stress of silicon oxide layers deposited by high density plasma chemical vapor deposition (HDP-CVD) techniques, but may be also applied to silicon oxide layers formed using other deposition methods, as well as to the deposition of silicon nitride and other layers.

One of the primary steps in the fabrication of modern semiconductor devices is the formation of a thin film on a substrate by chemical reaction of gases. Such a deposition process is referred to as chemical vapor deposition (CVD). Thermal CVD processes supply reactive gases to the substrate surface where heat-induced chemical reactions take place to produce a desired film. The high temperatures at which some thermal CVD processes operate can damage metal layers on device structures. Plasma enhanced CVD (PECVD) processes, on the other hand, promote excitation and/or disassociation of the reactant gases by the application of radio frequency (RF) energy to a reaction zone proximate to the substrate surface, thereby creating a plasma of highly reactive species. The high reactivity of the released species reduces the energy required for a chemical reaction to take place and thus lowers the required temperature for such CVD processes.

The relatively low temperature of a PECVD process makes such a process suitable for the formation of insulating layers over deposited metal or polysilicon layers. One common film for such insulating layers (also referred to as dielectric layers) is silicon oxide. Silicon oxide films are well suited for use as dielectric layers because of their good electrical and physical properties.

Semiconductor device geometries have dramatically decreased in size since such devices were first introduced several decades ago. During that time, integrated circuits have generally followed the two year/half-size rule (often called "Moore's Law") which means that the number of devices which will fit on a chip doubles every two years. Today's semiconductor fabrication plants routinely produce devices with feature sizes of 0.5 microns or even 0.25 microns, and tomorrow's plants will be producing devices with even smaller feature sizes.

As feature sizes become smaller and integration density increases, it becomes important that certain film characteristics be kept within specified ranges. One such characteristic is the intrinsic stress level of the deposited films. Specifically, it is important that manufacturers of smaller geometry devices be able to control the stress level of deposited layers. Intrinsic stress levels above or below certain values may cause a substrate to bow or crack or to form voids or other defects. The reduction in feature size compounds this problem. Although the absolute stress (measured in dynes/cm<sup>2</sup> or dynes/cm<sup>3</sup>) may be no greater, the reduction in feature size causes a reduction in the feature's ability to withstand a given amount of force.

Smaller feature sizes have resulted in increased aspect ratios (the ratio of a feature's height or depth to its width). The result is narrow spaces or "gaps" (e.g., the space between metal lines) which are difficult to fill using conventional CVD methods. A film's ability to completely fill such gaps is referred to as the film's "gap filling" ability.

Finally, some conventional CVD processes cause variations in deposition rates, according to the geometry of the underlying feature. Such phenomena can, create voids in the bottom of gaps (e.g., if the metal lines are close enough together, the deposited layer closes the top of the gap before the gap is completely filled). Given these problems, the electrical and physical characteristics of some silicon oxide films deposited using some standard PECVD methods are no longer sufficient for many contemporary applications.

A promising solution to improve gap filling properties is the use of HDP-CVD systems, which employ RF coils to generate an inductively coupled plasma under low-pressure conditions. The density of such a plasma is approximately two orders of magnitude or more greater than the density of a standard, capacitively coupled PECVD plasma. It is believed that the low chamber pressure employed in HDP-CVD systems provides active species having a long mean-free-path. This factor, in combination with the plasma's density, contributes to a significant number of constituents from the plasma reaching even the deepest portions of closely spaced gaps, providing a film with excellent gap filling capabilities. Also, an HDP plasma's high density promotes sputtering during deposition. It is believed that the sputtering element of HDP deposition slows deposition on certain features, contributing to the increased gap filling ability of HDP deposited films.

Some HDP-CVD systems introduce argon or a similar heavy inert gas to further promote the sputtering effect and provide better gap-fill characteristics for a given film. Some of these HDP-CVD systems and others employ capacitively coupled electrodes that create an electric field to bias the plasma toward the substrate. The electric field is initiated at the same time RF power is applied to the inductive coil and is maintained throughout the HDP deposition process. Such biasing can still further promote sputtering and provide better gap fill characteristics. The use of such HDP-CVD systems is therefore becoming increasingly important. For a variety of reasons not yet well understood, however, films created in such HDP-CVD systems exhibit higher stress than those created in conventional capacitively coupled PECVD systems. Controlling this increased stress is an important issue.

In the past, the stress in HDP films has been reduced by depositing a low-stress PECVD or other type of non-HDP film over the HDP film. This dual layer (high-stress/low-stress) approach allows for the intrinsic stress of HDP films to be controlled to within an acceptable range. Such an approach, however, also increases processing time and thus decreases throughput as substrates are transferred from an HDP-CVD system to a PECVD or other type of system. Even if deposition of the composite layer could take place in a single system, substrate throughput would still be adversely affected while process conditions such as pressure and temperature are adjusted for deposition of the two different layers. Accordingly, it is desirable to control and reduce the stress in silicon oxide and similar films formed by HDP-CVD and other processing techniques.

## SUMMARY OF THE INVENTION

The present invention provides a method and apparatus for reducing the stress of films deposited by HDP-CVD processes without substantially increasing processing time or decreasing throughput. The reduced stress layer is formed by delaying or interrupting application of a field that biases an HDP plasma toward a substrate.

According to one embodiment of the method of the present invention, a process gas is introduced into a processing chamber and a plasma is formed from the process gas by the application of RF power to an inductive coil. The plasma is maintained for a selected time to deposit a first layer of a reduced-stress film over a substrate. After deposition of the first layer, the plasma is biased toward the substrate to enhance the sputtering effect of the plasma and deposit a second layer of the film over the substrate. In a preferred version of this embodiment, the deposited film is a silicon oxide film. In another preferred version of this embodiment, the plasma is biased by application of an electric field between capacitively coupled electrodes; and in still a further preferred embodiment, the first layer is deposited by maintaining the plasma for a period of between about 5-20 seconds before biasing the plasma toward the substrate.

In one embodiment of the apparatus of the present invention, a pedestal which holds a semiconductor substrate is located within a processing chamber. A gas distribution system introduces a process gas containing reactants into the vacuum chamber and sets and maintains a selected pressure in the chamber along with a vacuum pump and valve system. A plasma generation system creates an inductively coupled plasma from the process gas to form a first layer of the film being deposited. After deposition of the first layer, the plasma generation system further excites the plasma capacitively and biases the plasma toward the substrate. This enhances sputtering and forms the film's bulk layer. A processor controls the vacuum pump, gas distribution system and plasma generation system through a program stored in a connected memory.

In an alternative embodiment of the method of the present invention, a multilayer film is formed from multiple alternating layers deposited with and without application of an electric field to bias the plasma toward the substrate.

A further understanding of the nature and advantages of the present invention may be realized by reference to the remaining portions of the specification and the drawings.

## BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a vertical, cross-sectional view of one embodiment of a simplified HDP-CVD apparatus according to the present invention;

FIG. 2 is a simplified cross-sectional view of a silicon oxide film deposited on a substrate according to one embodiment of the process of the present invention;

FIG. 3 is a flowchart illustrating steps undertaken in formation of the silicon oxide film deposited in FIG. 2;

FIG. 4 is a simplified cross-sectional view of a silicon oxide film deposited on a substrate according to a second embodiment of the process of the present invention;

FIG. 5 is a flowchart illustrating steps undertaken in formation of the silicon oxide film deposited in FIG. 4;

FIG. 6 is a simplified cross-sectional view of an integrated circuit 800 according to the present invention; and

FIG. 7 is a graph depicting film stress as a function of a stress-reducing layer deposition time for films created using the process of the present invention.

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

## I. An Exemplary High Density Plasma CVD System

FIG. 1 illustrates one embodiment of an HDP-CVD system 5, capable of depositing a dielectric layer according to the present invention. HDP-CVD system 5 includes a vacuum chamber 10, a vacuum pump 12, a bias RF (BRF) generator 36, a BRF generator 50 and a source RF (SRF) generator 32.

Vacuum chamber 10 includes a ceiling 20 consisting of a sidewall 22 and a disk-shaped ceiling electrode 24. Sidewall 22 is made of an insulator such as quartz or ceramic and supports coiled antenna 26. The structural details of coiled antenna 26 are disclosed in U.S. patent application Ser. No. 08/113,776 entitled "High Density Plasma CVD and Etching Reactor," by Fairbairn and Nowak, filed Aug. 27, 1993, the disclosure of which is incorporated herein by reference.

Deposition gases and liquids are supplied through lines 27, having control valves (not shown), into a gas mixing chamber 29 where they are combined and sent to a gas supply ring manifold 16. Gas injection nozzles 14 are coupled to gas supply ring manifold 16 and disperse deposition gases introduced into manifold 16 to a substrate 45 resting on a pedestal 44 within chamber 10. Pedestal 44 may contain an electrostatic chuck or similar mechanism to restrain the substrate during processing and may also contain cooling passages and other features.

Gas supply ring manifold 16 is positioned within a housing 18. Housing 18 is protected from reactants by a skirt 46. Skirt 46 is composed of a material, such as quartz, ceramic, silicon or polysilicon, which is resistant to the reactants used in the HDP-CVD process. The bottom of vacuum chamber 10 may include an annular liner 40, which itself may be made removable.

An inductively coupled plasma of the deposition gases can be formed adjacent to substrate 45 by RF energy applied to coiled antenna 26 from SRF generator 32. SRF generator 32 can supply either single or mixed frequency RF power (or other desired variation) to coiled antenna 26 to enhance the decomposition of reactive species introduced into vacuum chamber 10. Deposition gases are exhausted from chamber 10 through exhaust line 23 as indicated by arrow 25. The rate at which gases are released through exhaust line 23 is controlled by throttle valve 12a.

Ceiling electrode 24 is held in place by a lid 56. Lid 56 is cooled by cooling jackets 58, but ceiling electrode 24 can be heated by a resistive heater 60 to accelerate cleaning rates or alter process parameters. Ceiling electrode 24 is a conductor and may be connected to either ground, to a BRF generator 36, or left unconnected (allowed to float), by properly setting switch 38. Similarly, pedestal 44 may be connected to either ground, to a BRF generator 50 or left unconnected (allowed to float), by properly setting switch 52. The settings of these switches depends upon the plasma's desired characteristics. BRF generators 36 and 50 can supply either single or mixed frequency RF power (or other desired variation). BRF generators 36 and 50 may be separate RF generators, or may be a single RF generator connected to both ceiling electrode 24 and pedestal 44. Application of RF energy from BRF generators 36 and 50 to bias an inductively coupled plasma toward pedestal 44 promotes sputtering and enhances existing sputtering effects of the plasma (i.e., increasing the gap-fill capability of a film).

Capacitive coupling may also be used to form the plasma separately from, or in conjunction with, the formation of an

inductively coupled plasma. Such a plasma may be formed between coiled antenna **26** and either ceiling electrode **24** or pedestal **44**. A capacitively coupled plasma also may be formed between ceiling electrode **24** and pedestal **44** in a similar fashion. Together, these methods allow the formation of a capacitively coupled plasma in three different ways.

BRF generators **36** and **50**, SRF generator **32**, throttle valve **12a**, the control valves connected to lines **27**, switches **30**, **34**, **38** and **52** and other elements in HDP-CVD system **5** are all controlled by a processor **31** over control lines **35**, only some of which are shown. Processor **31** operates under the control of a computer program stored in a memory **33**. The computer program dictates the timing, mixture of gases, chamber pressure, RF power levels and other parameters of a particular process.

An example of such an HDP-CVD apparatus, along with the details of each of the three capacitively coupled configurations and the specific details concerning the inductively coupled configurations, is described in commonly assigned U.S. Pat. No. 5,865,895 entitled "High Density Plasma CVD Reactor with Combined Inductive and Capacitive Coupling," issued Feb. 2, 1999, the disclosure of which is incorporated herein by reference.

The above description is mainly for illustrative purposes and should not be considered as limiting the scope of the present invention. Variations of the above described system, such as variations in pedestal design, chamber design, location of RF power connections and other variations are possible. Additionally, other CVD equipment such as electron cyclotron resonance (ECR) plasma CVD devices, thermal CVD devices or the like, may be employed. The method and apparatus of the present invention are not limited to any specific apparatus or to any specific plasma excitation method.

## II. Silicon Oxide Deposition and Stress Control

The method of the present invention reduces the intrinsic stress of a film deposited in an HDP-CVD system by depositing the film using a two-step process. In the first step, a first portion of the film (the stress reduction layer or "SRL" for short) is deposited by formation of an HDP plasma through the application of RF energy to inductive coils. In the second step, the remainder of the film (the bulk layer) is deposited by maintaining the inductively coupled plasma and biasing the plasma toward the substrate to enhance sputtering. Importantly, the two-step deposition process of the present invention does not require additional processing time. It requires only that RF energy applied to bias the plasma toward the substrate be withheld for a brief period to form the SRL, and then be applied to increase the film's gap fill capability.

In the exemplary HDP-CVD system described above, one embodiment of the method of the present invention deposits an SRL by energizing coiled antenna **26** (via SRF generator **32**) without energizing either pedestal **44** or ceiling electrode **24** to form an inductive plasma from the process gas. After a relatively brief period, the plasma is further energized and biased toward a substrate by capacitively coupling RF energy from BRF generators **50** and **36** via pedestal **44** and ceiling electrode **24**, respectively. This completes the deposition of the SRL and deposits the film's bulk layer.

FIG. 2 shows a simplified cross-sectional view of a silicon oxide film **200** deposited on a substrate according to one embodiment of the method of the present invention. In the structure illustrated in FIG. 2, active devices (not shown) are formed in a substrate **100** using a well-known fabrication process such as a self-aligned CMOS or similar process. A

metal layer, including metal lines **120**, **140** and **160**, is deposited over substrate **100** to connect the active devices through contact openings (not shown). A dielectric layer **180** prevents the metal layer from contacting substrate **100** except where contact openings are formed. Silicon oxide film **200** is deposited over and between metal lines **120**, **140** and **160** to electrically insulate the lines from subsequently deposited metal lines or other layers. Silicon oxide film **200** includes a first, thin, stress reduction layer **205** and a second, bulk film layer **210**. SRL **205** is formed under HDP plasma conditions without the application of a bias RF field to promote and enhance the sputtering element of the HDP plasma. After formation of SRL **205** is complete, layer **210** is formed in the standard HDP-CVD manner of biasing the inductively coupled plasma toward the substrate with the application of an electric field between capacitively coupled ceiling electrode **24** and pedestal **44**.

For deposition of a 1.0 micron thick insulation layer, SRL **205** is typically deposited to a thickness of between about 0.01-0.15 microns and more typically to about 0.02-0.05 microns, depending on the desired film properties. Thicker or thinner SRLs are possible. A thicker SRL tends to have more salutary effects on the intrinsic stress of silicon oxide film **200**, but for each different process there is a point at which gap filling ability is traded for stress reduction.

The time to complete step **210** compared to step **205** depends on the relative thickness and the deposition rate of each deposited layer in a given application. Generally, the deposition rate of each layer is about the same unless other processing conditions other than the application of a bias RF field are varied. In one exemplary process, step **210** is about 6-50 times longer than step **205** (depending on the desired thickness of the SRL) when a single SRL is deposited, and preferably about 10-50 times longer. In this process, the application of bias RF power is delayed for between 5-20 seconds while the SRL is deposited in step **205**. In other processes, the application of bias RF power can be delayed for between 1-100 seconds or more.

Several sources of intrinsic stress exist in layers formed by an HDP-CVD process. It is believed that the two most prominent ones are caused by the process' sputtering component. The ion-bombardment (i.e., sputtering) aspect of the HDP-CVD process creates intrinsic stress by causing dislocation defects and replacement defects (by argon atoms, for example) in bulk layer **210**. It is believed SRL **205** acts as a buffer layer to reduce stress from these phenomena by providing a high-quality (i.e., low defect count) foundation upon which bulk layer **210** is deposited. The second cause of stress is due to thermal expansion mismatch at the interface between bulk layer **210** and underlying layers. Again, it is believed that SRL **205** acts as a high-quality intermediate layer (having not been subjected to sputtering), allowing a smoother transition between the thermal expansion coefficients of the two materials.

FIG. 3 illustrates a preferred process of the invention with cross-reference numerals to the apparatus as shown in FIG. 1. According to one embodiment of the present invention, to form silicon oxide layer **200** the substrate is loaded in vacuum chamber **10** through a vacuum-lock door (not shown) and placed onto pedestal **44** (FIG. 3, step **220**). Once the substrate is properly positioned, a process gas is introduced into vacuum chamber **10** from gas injection nozzles **14** (step **240**). The process gas is a mixture comprising a gaseous source of silicon and one or more gaseous sources of oxygen. Additionally, the process gas may include a gaseous source of a heavy inert gas to enhance sputtering during deposition.

In a preferred embodiment, the gaseous mixture consists of a silicon-containing gas such as silane ( $\text{SiH}_4$ ), an oxygen-containing gas such as oxygen ( $\text{O}_2$ ) and argon or a similar gas as an additional constituent. Silane is introduced into vacuum chamber **10** at a rate of between about 10 to 50 sccm, and most preferably at a rate of about 20 sccm. Oxygen is introduced into the chamber at a rate of between about 20 to 100 sccm, and most preferably at a rate of about 48 sccm. Argon is introduced at a rate of between about 10 to 50 sccm, and most preferably at a rate of about 20 sccm. The total gas flow into vacuum chamber **10** through gas injection nozzles **14** is between about 40 and 200 sccm.

A selected pressure between about 1 millitorr to 10 torr (preferably about 1-25 millitorr and most preferably between about 4-7 millitorr) in vacuum chamber **10** is maintained throughout deposition by throttle valve **12a** in conjunction with vacuum pump **12**, and the introduction of the process gas (step **240**). Also, the temperature within chamber **10** and maintained at between 100-500 degrees Celsius (preferably between about 200-425° C., and most preferably between 375-400° C.).

After processing conditions are set, RF energy is applied to coiled antenna **26** by SRF generator **32** to form an inductive plasma (step **260**). SRF generator **32** continues to apply RF energy to coiled antenna **26** throughout this process. SRF generator **32** is driven at a frequency of 2 Mhz at between about 1000-4500 Watts, but preferably at about 3500 Watts. Maintaining the plasma for a selected period under these conditions results in the formation of the SRL (step **280**). It is important to note that RF energy is not applied to either ceiling electrode **24** or pedestal **44** to bias the plasma toward the substrate during this period. Subsequently, in step **300**, the plasma is biased toward the substrate and further excited by capacitively coupling RF energy from BRF generators **36** and **50** to ceiling electrode **24** and pedestal **44**. Preferably, BRF generators **36** and **50** are a single RF generator coupled to both ceiling electrode **24** and pedestal **44**. BRF generators **36** and **50** are driven at a frequency of 1.8 Mhz at between about 500-2000 Watts, but preferably at about 1000 Watts. The application of RF energy between ceiling electrode **24** and pedestal **44** creates a capacitively coupled electric field that increases ion bombardment toward the ceiling and the pedestal. The increased ion bombardment toward pedestal **44** enhances sputtering thereby allowing the growing film (step **320**) to better fill closely-spaced gaps. Other frequencies and power levels may also be used to bias the plasma toward the substrate.

Other silicon sources, such as tetramethyl silane ( $\text{Si}(\text{CH}_3)_4$ ), hexamethyl disiloxane ( $(\text{CH}_3)_6\text{OSi}_2$ ), TEOS ( $\text{Si}(\text{OC}_2\text{H}_5)_4$ ) or the like, and other oxygen sources, such as ozone,  $\text{N}_2\text{O}$  or the like, may be used to form an SRL according to the present invention. Furthermore, the parameters listed in the above process should not be viewed as limiting the claims as described herein. One of ordinary skill in the art may also use other chemicals, environmental parameters and conditions.

In effect, the method of the present invention reduces the intrinsic stress of films deposited in an HDP-CVD system by depositing the SRL without the enhanced sputtering. The sputtering, in part, gives the bulk layer its excellent gap filling properties, but also increases the intrinsic stress to which the bulk layer is subjected. The method has the benefit

of reducing intrinsic stress in the deposited layer, yet is a simple approach that allows in situ deposition of the SRL in the HDP-CVD system and that does not employ dopants to reduce stress. Also, while lower temperatures may be employed to reduce stress, the present method does not require longer processing times or altered silicon oxide film characteristics that may result from use of lower processing temperatures.

The method of the present invention, however, is not limited to an in situ process. For the first step of a non-in situ process, the SRL is deposited in a first CVD system (i.e., a non-HDP-CVD system). After deposition of the SRL, the semiconductor substrate is transferred to a second chamber in which the bulk of the subsequent film is deposited under HDP-CVD processing conditions.

In another embodiment of the present invention, multiple alternating SRL and bulk layers are deposited, thereby forming a "sandwich" film. An example of an insulation layer deposited according to this embodiment is illustrated in FIG. 4. FIG. 4 illustrates where bulk layers **420**, **440** and **460** are "sandwiched" between SRLs **410**, **430**, **450** and **470** in a film deposited in this manner. This permits more accurate control of the stress level than in the deposition process employing only an initial SRL. This "alternating chemistry" process may also enable an increase in the net deposition rate by periodically providing a new nucleation surface (an SRL) for each bulk layer. In this embodiment of the present invention, the thickness of SRLs **410**, **430**, **450** and **470** depend on the overall thickness of the film and the desired stress level of the film. As before, thicker SRL layers provide more stress reduction than thinner layers, but may adversely effect gap-fill characteristics if too thick. SRL layers **410**, **430**, **450** and **470** all may be substantially the same thickness or may vary in thickness as appropriate for a given application.

The process for creating such sandwiched layered films is shown in FIG. 5. There, the steps of depositing a film's SRL and bulk layer are repeated until the resulting film reaches the requisite number of layers (i.e., the desired film thickness). The steps of FIG. 5 are carried out using the processor **31** and memory **33** shown in FIG. 1. In particular, the processor **31** controls the BRF generators, the SRF generator, the throttle valve, the control valves, switches and other elements in the HDP-CVD system. The memory stores the program which is used by processor **31** to control the process. The combination of the system shown in FIG. 1 with the processor **31** and memory **33** enable the formation of films in the process of FIG. 5. FIG. 5 includes reference numerals relating the process of FIG. 5 to the apparatus of FIG. 1.

To form a film in this manner, the substrate is loaded in vacuum chamber **10** through a vacuum-lock door (not shown), placed onto pedestal **44** (FIG. 5, step **600**), and a process gas is introduced into vacuum chamber **10** from gas injection nozzles **14** (step **620**). The process gas is a gaseous mixture similar to that mentioned previously. Throttle valve **12a** in conjunction with vacuum pump **12** and the introduction of the process gas (step **620**) maintain the required pressure within vacuum chamber **10**. After processing conditions are set, RF energy is applied to coiled antenna **26** by SRF generator **32** to form an inductive plasma (step **640**), creating an SRL (step **660**). RF energy is not applied to either ceiling electrode **24** or pedestal **44** during this period. Subsequently, the plasma is excited capacitively by applying RF energy to ceiling electrode **24** and pedestal **44** from BRF generators **36** and **50**, respectively (step **700**). This deposits a bulk layer on substrate **45** (step **720**). RF energy is then

removed from ceiling electrode **24** and pedestal **44**, allowing another SRL to form (step **740**). This deposition of SRL and bulk layers continues until the film reaches the requisite thickness (step **680/760**). An advantage of this technique in an HDP-CVD system is that reactants need not be changed, nor is there a need to flush the vacuum chamber. The only action which need be taken is momentarily turning off the BRF sources, thereby performing an SRL deposition step.

### III. Exemplary Structure

Shown in FIG. **6** is a simplified cross-sectional view of an exemplary CMOS integrated circuit **800** which may employ the present invention. As shown, integrated circuit **800** includes NMOS and PMOS transistors **803** and **806**, which are separated and electrically isolated from each other by a field oxide region **820** (dielectric layer **180** of FIG. **2**). Each transistor **803** and **806** comprises a source region **812**, a drain region **815** and a gate region **818**. A premetal dielectric (PMD) layer **821** separates transistors **803** and **806** from metal layer **M1**, with connections between metal layer **M1** and the transistors made by contacts **824**. Metal layer **M1** is one of four metal layers, **M1-M4**, included in exemplary integrated circuit **800**. Each metal layer **M1-M4** is separated from adjacent metal layers by respective intermetal dielectric layers **IMD1**, **IMD2** or **IMD3**. Adjacent metal layers are connected at selected openings by vias **826**. Deposited over metal layer **M4** are planarized passivation layers **830**.

While the SRL of the present invention may find uses in several of the layers shown in integrated circuit **800**, its physical properties make it most useful in reducing stress in intermetal dielectric layers **IMD1-IMD3**, particularly when an HDP-CVD process is used to deposit these layers. It should be understood that the simplified integrated circuit **800** is for illustrative purposes only. One of ordinary skill in the art could implement the present invention in the fabrication of other integrated circuits such as microprocessors, application-specific integrated circuits (ASICs), memory devices and the like. The present invention may also be implemented in the fabrication of integrated circuits using technologies such as BiCMOS, NMOS, bipolar, and others.

### IV. Experimental Results

To demonstrate the effectiveness of the method of the present invention, experiments were performed depositing a 0.8 micron thick silicon oxide film according to the method described in FIG. **3**. The silicon oxide film was deposited over a low-resistivity silicon substrate in a Centura HDP-CVD Deposition System, manufactured by Applied Materials, Inc. For the experiments, the rate at which silane, oxygen and argon were introduced into the chamber remained constant. Specifically, silane was introduced into the chamber at a rate of 20 sccm; oxygen was introduced into the chamber at a rate of 48 sccm, and argon was introduced at a rate of 20 sccm. The temperature within the vacuum chamber was maintained at 375 degrees Celsius and the pressure within the chamber was maintained at 5 millitorr. An inductively coupled plasma was formed by setting the source RF power (2 MHz) to 3500 Watts. Application of bias RF (BRF) energy was delayed for between 3 and 12 seconds (as noted in Table 1 and FIG. **7**). Bias RF power was then applied (1.8 MHz) at 1000 Watts. The results of these experiments are summarized in Table 1 below, and are also depicted graphically in FIG. **7**, which plots film stress versus SRL growth time for an 8000 Å thick silicon oxide layer.

TABLE 1

Film Thickness and Stress of an 8000 Å Thick, Silicon Oxide Layer versus SRL Deposition Time		
SRL Deposition Time (seconds)	SRL Thickness (Å)	Average Film Stress ( $\times 10^{-9}$ dynes/cm <sup>2</sup> )
0	0	-1.47
3	250	-1.36
12	1000	-1.18

As is evident from both Table 1 and FIG. **7**, the stress of the deposited film can be controlled by adjusting the thickness of the SRL. In the experiments, the intrinsic stress of the deposited film varied from about  $-1.5 \times 10^{-9}$  dynes/cm<sup>2</sup> to  $-1.1 \times 10^{-9}$  dynes/cm<sup>2</sup>, depending on the thickness of the deposited SRL (which varied from about 0 to 1000 Å). All stress measurements were taken using known laser techniques which measure the curvature substrate **100** before and after the deposition of a film, and calculate the change in stress from the change in the curvature of substrate **100**.

The method of the present invention is not intended to be limited by the specific parameters set forth in the above experiments. A person of ordinary skill in the art will realize that different processing conditions and different reactant sources can be used without departing from the spirit of the invention. Other equivalent or alternative methods of depositing an SRL according to the present invention will be apparent to those skilled in the art. These equivalents and alternatives are intended to be included within the scope of the present invention.

What is claimed is:

1. A substrate processing system comprising:

- a housing for forming a vacuum chamber;
- a vacuum pump for evacuating said vacuum chamber;
- a pedestal, located within said housing, configured to hold a substrate;
- a gas distribution system fluidly coupled to said vacuum chamber;
- a plasma generation system for forming a plasma from process gas within said vacuum chamber and for selectively biasing said plasma toward said substrate;
- a controller for controlling said vacuum pump, said gas distribution system and said plasma generation system;
- a memory coupled to said controller and storing a program for directing the operation of said system, said program including a set of instructions for depositing a film by
  - first, controlling said gas distribution system to introduce said process gas into said chamber;
  - second, controlling said plasma generation system to form a plasma from said process gas by coupling sputtering energy into said vacuum chamber and deposit a first layer of said film over said substrate by sputtering without biasing said plasma towards said substrate; and
  - third, controlling said plasma generation system to maintain said plasma by maintaining coupling of said sputtering energy into said vacuum chamber and bias said plasma toward said substrate to deposit a second layer of said film over said first layer.

2. The substrate processing system of claim 1 wherein said program further includes instructions for depositing a plurality of said first layers and said second layers by
 

- fourth, depositing a third layer of said film over said second layer by controlling said plasma generation

**11**

system to maintain said plasma by maintaining coupling of said sputtering energy into said vacuum chamber and stop biasing said plasma toward said substrate; fifth, depositing a fourth layer of said film over said third layer by controlling said plasma generation system to maintain said plasma by maintaining coupling of said sputtering energy into said vacuum chamber and bias said plasma toward said substrate; and sixth, performing the second and third steps iteratively at least once until a desired thickness of said film is reached.

3. The apparatus of claim 1 wherein said gas distribution system includes sources of silicon and oxygen fluidly coupled to said gas distribution system.

4. The substrate processing system of claim 3 wherein said source of silicon contains silane.

5. The substrate processing system of claim 1 wherein said plasma is an inductively coupled plasma.

6. The substrate processing system of claim 5 wherein said inductively coupled plasma is formed from said process gas using only RF energy applied to a coil disposed about the processing chamber.

7. The substrate processing system of claim 5 wherein said substrate processing chamber is a high-density plasma chemical vapor deposition chamber and said inductively coupled plasma is a high density plasma.

8. The processing system of claim 1 wherein said plasma generating system includes a first electrode, a second electrode, and a coil disposed about the vacuum chamber, wherein said pedestal includes said second electrode.

9. The substrate processing system of claim 8 wherein the substrate is disposed on said second electrode and electric energy is applied to said first and second electrodes while maintaining the application of said RF energy.

10. The substrate processing system of claim 1 wherein said process gas introduced by said gas distribution system includes flows of silicon and oxygen.

11. An integrated circuit formed on a semiconductor substrate, said integrated circuit comprising:

- (a) a plurality of active devices formed in said semiconductor substrate;
- (b) at least one metal layer formed above said semiconductor substrate; and
- (c) at least one insulating layer formed between said metal layer and said semiconductor substrate, said insulating layer having a plurality of patterned holes filled with electrically conductive material to electrically connect selected portions of said metal layer to selected portions of said semiconductor substrate, wherein said insulating layer comprises a first silicon oxide layer and a second silicon oxide layer, said first and said second silicon oxide layers deposited using a high-density plasma chemical vapor deposition process, said first silicon oxide layer deposited for the reduction of mechanical stress in said second silicon oxide layer.

**12**

12. The integrated circuit of claim 11, further comprising:

- (d) a second metal layer formed above said semiconductor substrate and below said at least one insulating layer;
- (e) a second insulating layer formed between said second metal layer and said semiconductor substrate, said second insulating layer having a second plurality of patterned holes filled with electrically conductive material to electrically connect selected portions of said second metal layer to selected areas of said plurality of active devices.

13. The integrated circuit of claim 11 wherein the first silicon oxide layer is deposited on the substrate by placing the substrate in a process chamber and applying a sputtering power to reactants to generate a plasma in the process chamber, and wherein the second silicon oxide layer is deposited on the first silicon oxide layer by biasing the plasma toward the substrate while maintaining application of the sputtering power to the reactants.

14. A computer readable storage medium having program code embodied therein, said program code for controlling a substrate processing system, wherein said substrate processing system includes a processing chamber, a gas delivery system, a plasma generation system and a controller configured to control the gas delivery system and the plasma generation system said program code controlling the semiconductor processing system to process a wafer in the chamber in accordance with the following:

- (i) a first set of computer instructions for controlling the gas delivery system to introduce a process gas into the processing chamber;
- (ii) a second set of computer instructions for controlling the plasma generation system to form a plasma from the process gas by coupling sputtering energy into said processing chamber to deposit a first layer of a film over a substrate by sputtering without biasing said plasma towards said substrate; and
- (iii) a third set of computer instructions for controlling said plasma generation system to maintain said plasma by maintaining coupling of said sputtering energy into said processing chamber and to bias said plasma toward said substrate to deposit a second layer of said film over said first layer.

15. The computer readable storage medium of claim 14, wherein said plasma is an inductively coupled plasma.

16. The computer readable storage medium of claim 15 wherein said substrate processing system is a high density plasma system.

17. The computer readable storage medium of claim 14 wherein said process gas includes flows of silicon and oxygen.

\* \* \* \* \*